REMARKS

Reconsideration of this Application is respectfully requested. Claims 1, 6-8, 12, and 13 remain pending. Claims 2-5, 9-11, and 14-20 have been withdrawn without prejudice in response to a restriction requirement.

Applicant asserts that the pending claims of the present Application are patentable over the cited art.

35 USC Section 102 rejections

Paragraphs 2-4 reject independent Claims 1 and 14 as being anticipated by Chisholm (U.S. Patent No. 5,968,143). Applicant respectfully traverses.

With respect to Claim 1, Claim 1 recites a disk controller for implementing efficient disk I/O for a computer system. The disk controller includes a bus interface for interfacing with a processor and a system memory of the computer system, a disk I/O engine coupled to the bus interface, and a device interface coupled to the disk I/O engine for interfacing the disk I/O engine with a disk drive. The disk I/O engine is configured to cause a start up of the disk drive upon receiving a disk start up command from the processor. The disk I/O engine is further configured to execute a

Examiner: Lee, C.

Art Unit: 2181

disk transaction by processing the disk transaction information from a bypass register coupled to the disk I/O engine.

Thus, as recited in Claim 1, the disk I/O controller causes the startup of the disk drive upon receiving the command, thereby enabling the disk controller to hide the start up latency of the disk drive (e.g., which can take 4 to 6 microseconds). Additionally, the disk I/O engine executes this transaction by processing this transaction information from a bypass register. A "bypass register" is defined by the specification of the present invention as being, for example, a register that " ... bypasses the prior art ATA step of writing to a set of 8-bit registers in the disk controller to implement a disk transaction" as described at page 17 line 12 of the present specification.

In contrast, Applicant points out that Chisholm is directed towards a general computer system that includes a general-purpose DMA controller. Chisholm does not appear to be directed in any particular fashion to the transfer of data through hard drive protocols, disk controller communications procedures, or the like. Applicant points out that the cited section of Chisholm (e.g., figure 3 reference number 203) relied upon to show a bypass register appears to be directed towards a general purpose local memory of a host memory controller 213. The cited section of Chisholm (e.g., column 5

Attorney Docket No. NVID-P001159 Serial No. 10/725,663 Page 9

Examiner: Lee, C. Art Unit: 2181

lines 5 through 10) describes the host memory controller 213 transferring command/data blocks to and from a transfer controller 209. This appears to have nothing to do with disk transactions or the preparation of disk transaction information. This appears to have nothing to do with bypassing any ATA steps. In fact, there is no discussion of ATA or disk I/O protocols whatsoever within Chisholm. Applicant finds Chisholm to be directed towards the transfer of command blocks between a host processor and a local processor. Chisholm describes a system whereby a transfer signal is given to a command block transfer controller to start a command block transfer without a local processor unit intervention.

Furthermore, Chisholm is relied upon to show the transferring of a command to a disk controller, wherein the command causes a start up of a disk drive coupled to the disk controller, as recited in Claim 1. As described above, Chisholm appears to be directed towards the transfer of command blocks between a host processor and a local processor. Chisholm describes a system whereby a transfer signal is given to a command block transfer controller to start a command block transfer without a local processor unit intervention.

There is no description within Chisholm of the transfer of a command to cause the startup of a disk drive coupled to the disk controller, and the

Attorney Docket No. NVID-P001159 Serial No. 10/725,663 Page 10

Examiner: Lee, C.

Art Unit: 2181

subsequent implementation of a disk I/O from the disk controller. There is no description within Chisholm of the start up latency of the disk drive. There is no description or disclosure within Chisholm of the benefits of issuing a command to start up a disk drive and subsequently packaging the data comprising the command for implementation of the disk drive I/O. There is no description within Chisholm of the need to hide disc start up latency. Thus, the issuance of a command to initiate a disk drive start up followed by the actual packaging and implementation of the disk drive I/O is in no way obvious and is not shown or suggested by Chisholm.

Accordingly, Applicant asserts that Chisholm does not anticipate the claimed invention within the meaning of 35 USC Section 102.

Attorney Docket No. NVID-P001159 Serial No. 10/725,663 Page 11

Examiner: Lee, C. Art Unit: 2181

CONCLUSION

Applicant respectfully asserts that all remaining claims (e.g., Claims 1, 6-8, 12, and 13) are in condition for allowance and Applicant earnestly solicits such action from the Examiner. The Examiner is urged to contact Applicant's undersigned representative if the Examiner believes such action would expedite resolution of the present Application.

Please charge any additional fees or apply any credits to our PTO deposit account number: 23-0085.

Respectfully submitted, WAGNER, MURABITO & HAO

Dated: 4 21, 2006

1

Glenn Barnes

Registration No. 42,293

Two North Market Street Third Floor San Jose, CA 95113 (408) 938-9060

Examiner: Lee, C.

Art Unit: 2181